"/home/lusius/Devel/STM32_Devel/FPGA/Test/Test1sym.prj" line 1: Source file ../../STM32_Devel/FPGA/Test/Test1sym.vhd does not exist