| count_test Project Status (07/19/2018 - 19:41:16) | |||
| Project File: | step_driver_control.xise | Parser Errors: | No Errors |
| Module Name: | count_test | Implementation State: | Placed and Routed |
| Target Device: | xc6slx9-3tqg144 |
|
|
| Product Version: | ISE 14.7 |
|
|
| Design Goal: | Balanced |
|
|
| Design Strategy: | Xilinx Default (unlocked) |
|
|
| Environment: |
|
||
| Detailed Reports | [-] | |||||
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | ||||||
| Translation Report | ||||||
| Map Report | ||||||
| Place and Route Report | ||||||
| CPLD Fitter Report (Text) | ||||||
| Power Report | ||||||
| Post-PAR Static Timing Report | ||||||
| Bitgen Report | ||||||
| Secondary Reports | [-] | ||
| Report Name | Status | Generated | |
| ISIM Simulator Log | Current | Чт июля 19 19:45:08 2018 | |
| WebTalk Report | Out of Date | Чт июля 19 17:26:12 2018 | |
| WebTalk Log File | Out of Date | Чт июля 19 17:26:13 2018 | |