Главная Обзор contacts
Вход
AMGladtsin
/
STM32_Devel
Следить 1
В избранное 0
Ответвить 1
Файлы Обсуждения 0 Запросы на слияние 1 Вики
Дерево: d5cd747fd7
Ветки Метки
STM32_Devel
/
FPGA
/
CNC
/
step_driver_control
/
topboard_summary.html

topboard_summary.html 4.1 KB
История Исходник

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081 
  1. <HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
    2. 

  2. <BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
    3. 

  3. <TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
    4. 

  4. <TR ALIGN=CENTER BGCOLOR='#99CCFF'>
    5. 

  5. <TD ALIGN=CENTER COLSPAN='4'><B>i7led_decoder_i7led_decoder_sch_tb Project Status</B></TD></TR>
    6. 

  6. <TR ALIGN=LEFT>
    7. 

  7. <TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
    8. 

  8. <TD>step_driver_control.xise</TD>
    9. 

  9. <TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
    10. 

  10. <TD> No Errors </TD>
    11. 

  11. </TR>
    12. 

  12. <TR ALIGN=LEFT>
    13. 

  13. <TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
    14. 

  14. <TD>topboard</TD>
    15. 

  15. <TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
    16. 

  16. <TD>New</TD>
    17. 

  17. </TR>
    18. 

  18. <TR ALIGN=LEFT>
    19. 

  19. <TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
    20. 

  20. <TD>xc6slx9-3tqg144</TD>
    21. 

  21. <TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
    22. 

  22. <TD>&nbsp;</TD>
    23. 

  23. </TR>
    24. 

  24. <TR ALIGN=LEFT>
    25. 

  25. <TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
    26. 

  26. <TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
    27. 

  27. <TD>&nbsp;</TD>
    28. 

  28. </TR>
    29. 

  29. <TR ALIGN=LEFT>
    30. 

  30. <TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
    31. 

  31. <TD>Balanced</TD>
    32. 

  32. <TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
    33. 

  33. <TD>
    34. 

  34. &nbsp;</TD>
    35. 

  35. </TR>
    36. 

  36. <TR ALIGN=LEFT>
    37. 

  37. <TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
    38. 

  38. <TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
    39. 

  39. <TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
    40. 

  40. <TD>&nbsp;</TD>
    41. 

  41. </TR>
    42. 

  42. <TR ALIGN=LEFT>
    43. 

  43. <TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
    44. 

  44. <TD>&nbsp;</TD>
    45. 

  45. <TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
    46. 

  46. <TD>&nbsp;&nbsp;</TD>
    47. 

  47. </TR>
    48. 

  48. </TABLE>
    49. 

  49. 

  50. 

  51. 

  52. 

  53. 

  54. 

  55. 

  56. 

  57. 

  58. 

  59. 

  60. &nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
    61. 

  61. <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
    62. 

  62. <TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
    63. 

  63. <TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
    64. 

  64. <TR ALIGN=LEFT><TD>Synthesis Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
    65. 

  65. <TR ALIGN=LEFT><TD>Translation Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
    66. 

  66. <TR ALIGN=LEFT><TD>Map Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
    67. 

  67. <TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
    68. 

  68. <TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
    69. 

  69. <TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
    70. 

  70. <TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
    71. 

  71. </TABLE>
    72. 

  72. &nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
    73. 

  73. <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
    74. 

  74. <TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
    75. 

  75. <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Вт июля 24 04:13:30 2018</TD></TR>
    76. 

  76. <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Пн июля 23 01:50:40 2018</TD></TR>
    77. 

  77. <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/lusius/Devel/STM32_Devel/FPGA/CNC/step_driver_control/webtalk.log'>WebTalk Log File</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Пн июля 23 01:50:40 2018</TD></TR>
    78. 

  78. </TABLE>
    79. 

  79. 

  80. 

  81. <br><center><b>Date Generated:</b> 07/24/2018 - 04:13:35</cent
    82.