main.sch~ 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473
  1. v 20130925 2
  2. C 44400 46400 1 90 0 resistor-2.sym
  3. {
  4. T 44050 46800 5 10 0 0 90 0 1
  5. device=RESISTOR
  6. T 44100 46500 5 10 1 1 90 0 1
  7. refdes=330K 0.25
  8. }
  9. C 45900 46400 1 90 0 resistor-2.sym
  10. {
  11. T 45550 46800 5 10 0 0 90 0 1
  12. device=RESISTOR
  13. T 45600 46400 5 10 1 1 90 0 1
  14. refdes=330k 0.25
  15. }
  16. C 45500 48500 1 180 0 resistor-2.sym
  17. {
  18. T 45100 48150 5 10 0 0 180 0 1
  19. device=RESISTOR
  20. T 45400 48200 5 10 1 1 180 0 1
  21. refdes=10k 0.25
  22. }
  23. C 44700 49500 1 180 0 resistor-2.sym
  24. {
  25. T 44300 49150 5 10 0 0 180 0 1
  26. device=RESISTOR
  27. T 44600 49200 5 10 1 1 180 0 1
  28. refdes=4k7 0.25
  29. }
  30. C 46300 49500 1 180 0 resistor-2.sym
  31. {
  32. T 45900 49150 5 10 0 0 180 0 1
  33. device=RESISTOR
  34. T 46200 49200 5 10 1 1 180 0 1
  35. refdes=2k2 0.25
  36. }
  37. N 45800 46400 45800 46100 4
  38. N 44300 47300 44300 48400 4
  39. N 44300 48400 44600 48400 4
  40. N 46500 48400 45500 48400 4
  41. N 45800 47300 45800 48400 4
  42. N 44600 48400 44600 48900 4
  43. N 44600 48900 44700 48900 4
  44. N 44700 48900 44700 49900 4
  45. N 44700 49400 45400 49400 4
  46. N 44700 49900 44800 49900 4
  47. N 44800 49900 44800 50900 4
  48. C 44400 42500 1 90 0 input-1.sym
  49. {
  50. T 44100 42500 5 10 0 0 90 0 1
  51. device=INPUT
  52. }
  53. N 43800 49400 42800 49400 4
  54. N 42800 49400 42800 54900 4
  55. N 46500 49400 46300 49400 4
  56. C 42700 55700 1 270 0 input-1.sym
  57. {
  58. T 43000 55700 5 10 0 0 270 0 1
  59. device=INPUT
  60. }
  61. T 42900 55200 9 10 1 0 90 0 1
  62. +5V
  63. T 44400 42600 9 10 1 0 90 0 1
  64. 220V
  65. C 47900 46400 1 90 0 resistor-2.sym
  66. {
  67. T 47550 46800 5 10 0 0 90 0 1
  68. device=RESISTOR
  69. T 47600 46500 5 10 1 1 90 0 1
  70. refdes=330K 0.25
  71. }
  72. C 49400 46400 1 90 0 resistor-2.sym
  73. {
  74. T 49050 46800 5 10 0 0 90 0 1
  75. device=RESISTOR
  76. T 49100 46400 5 10 1 1 90 0 1
  77. refdes=330k 0.25
  78. }
  79. C 49000 48500 1 180 0 resistor-2.sym
  80. {
  81. T 48600 48150 5 10 0 0 180 0 1
  82. device=RESISTOR
  83. T 48900 48200 5 10 1 1 180 0 1
  84. refdes=10k 0.25
  85. }
  86. C 48200 49500 1 180 0 resistor-2.sym
  87. {
  88. T 47800 49150 5 10 0 0 180 0 1
  89. device=RESISTOR
  90. T 48100 49200 5 10 1 1 180 0 1
  91. refdes=4k7 0.25
  92. }
  93. C 49800 49500 1 180 0 resistor-2.sym
  94. {
  95. T 49400 49150 5 10 0 0 180 0 1
  96. device=RESISTOR
  97. T 49700 49200 5 10 1 1 180 0 1
  98. refdes=2k2 0.25
  99. }
  100. N 49300 46400 49300 46100 4
  101. N 47800 47300 47800 48400 4
  102. N 47800 48400 48100 48400 4
  103. N 50000 48400 49000 48400 4
  104. N 49300 47300 49300 48400 4
  105. N 48100 48400 48100 48900 4
  106. N 48100 48900 48200 48900 4
  107. N 48200 48900 48200 49900 4
  108. N 48200 49400 48900 49400 4
  109. N 48200 49900 48300 49900 4
  110. N 48300 49900 48300 50400 4
  111. C 45200 42500 1 90 0 input-1.sym
  112. {
  113. T 44900 42500 5 10 0 0 90 0 1
  114. device=INPUT
  115. }
  116. T 45200 42600 9 10 1 0 90 0 1
  117. 220V
  118. C 51400 46400 1 90 0 resistor-2.sym
  119. {
  120. T 51050 46800 5 10 0 0 90 0 1
  121. device=RESISTOR
  122. T 51100 46500 5 10 1 1 90 0 1
  123. refdes=330K 0.25
  124. }
  125. C 52900 46400 1 90 0 resistor-2.sym
  126. {
  127. T 52550 46800 5 10 0 0 90 0 1
  128. device=RESISTOR
  129. T 52600 46400 5 10 1 1 90 0 1
  130. refdes=330k 0.25
  131. }
  132. C 52500 48500 1 180 0 resistor-2.sym
  133. {
  134. T 52100 48150 5 10 0 0 180 0 1
  135. device=RESISTOR
  136. T 52400 48200 5 10 1 1 180 0 1
  137. refdes=10k 0.25
  138. }
  139. C 51700 49500 1 180 0 resistor-2.sym
  140. {
  141. T 51300 49150 5 10 0 0 180 0 1
  142. device=RESISTOR
  143. T 51600 49200 5 10 1 1 180 0 1
  144. refdes=4k7 0.25
  145. }
  146. C 53300 49500 1 180 0 resistor-2.sym
  147. {
  148. T 52900 49150 5 10 0 0 180 0 1
  149. device=RESISTOR
  150. T 53200 49200 5 10 1 1 180 0 1
  151. refdes=2k2 0.25
  152. }
  153. N 52800 46400 52800 43300 4
  154. N 51300 47300 51300 48400 4
  155. N 51300 48400 51600 48400 4
  156. N 56000 48400 52500 48400 4
  157. N 52800 47300 52800 48400 4
  158. N 51600 48400 51600 48900 4
  159. N 51600 48900 51700 48900 4
  160. N 51700 48900 51700 49900 4
  161. N 51700 49400 52400 49400 4
  162. N 51700 49900 51800 49900 4
  163. N 51800 49900 51800 50600 4
  164. C 46000 42500 1 90 0 input-1.sym
  165. {
  166. T 45700 42500 5 10 0 0 90 0 1
  167. device=INPUT
  168. }
  169. C 52900 42500 1 90 0 input-1.sym
  170. {
  171. T 52600 42500 5 10 0 0 90 0 1
  172. device=INPUT
  173. }
  174. N 53500 49400 53300 49400 4
  175. T 46000 42600 9 10 1 0 90 0 1
  176. 220V
  177. T 52900 42700 9 10 1 0 90 0 1
  178. N
  179. N 52800 46100 45800 46100 4
  180. N 46500 48400 46500 49800 4
  181. N 53500 49800 43300 49800 4
  182. N 50000 48400 50000 49800 4
  183. N 53500 48400 53500 49800 4
  184. N 43600 49400 43600 50100 4
  185. N 50500 50100 43600 50100 4
  186. N 47000 50100 47000 49400 4
  187. N 50500 50100 50500 49400 4
  188. N 47000 49400 47300 49400 4
  189. N 50800 49400 50500 49400 4
  190. N 49800 49400 50000 49400 4
  191. N 45900 45400 51300 45400 4
  192. N 51300 45400 51300 46400 4
  193. N 45100 45700 47800 45700 4
  194. N 47800 45700 47800 46400 4
  195. C 54000 52000 1 270 0 diode-bridge-1.sym
  196. {
  197. T 54975 51100 5 10 1 1 270 0 1
  198. refdes=VDD1
  199. T 54075 50800 5 8 0 0 270 0 1
  200. device=DIODE-BRIDGE
  201. }
  202. C 54000 55000 1 270 0 diode-bridge-1.sym
  203. {
  204. T 54975 54100 5 10 1 1 270 0 1
  205. refdes=VDD2
  206. T 54075 53800 5 8 0 0 270 0 1
  207. device=DIODE-BRIDGE
  208. }
  209. C 54000 58000 1 270 0 diode-bridge-1.sym
  210. {
  211. T 54975 57100 5 10 1 1 270 0 1
  212. refdes=VDD3
  213. T 54075 56800 5 8 0 0 270 0 1
  214. device=DIODE-BRIDGE
  215. }
  216. N 56500 50500 57600 50500 4
  217. N 56500 50500 56500 50000 4
  218. N 56500 50000 55000 50000 4
  219. N 57000 51500 56500 51500 4
  220. N 56500 51500 56500 52000 4
  221. N 56500 52000 55000 52000 4
  222. N 56500 53500 57600 53500 4
  223. N 56500 53500 56500 53000 4
  224. N 56500 53000 55000 53000 4
  225. N 56500 54500 57200 54500 4
  226. N 56500 54500 56500 55000 4
  227. N 56500 55000 55000 55000 4
  228. N 56500 56500 57600 56500 4
  229. N 56500 56500 56500 56000 4
  230. N 56500 56000 55000 56000 4
  231. N 56500 57500 57400 57500 4
  232. N 56500 57500 56500 58000 4
  233. N 56500 58000 55000 58000 4
  234. N 44800 50900 45500 50900 4
  235. N 46000 50400 48300 50400 4
  236. N 46500 50600 51800 50600 4
  237. N 43300 49800 43300 54900 4
  238. C 43200 55700 1 270 0 input-1.sym
  239. {
  240. T 43500 55700 5 10 0 0 270 0 1
  241. device=INPUT
  242. }
  243. C 43500 54600 1 90 0 mass.sym
  244. {
  245. T 42800 55000 5 10 0 0 90 0 1
  246. device=GROUND
  247. }
  248. C 51700 56500 1 270 0 input-1.sym
  249. {
  250. T 52000 56500 5 10 0 0 270 0 1
  251. device=INPUT
  252. }
  253. C 51200 56500 1 270 0 input-1.sym
  254. {
  255. T 51500 56500 5 10 0 0 270 0 1
  256. device=INPUT
  257. }
  258. C 50700 56500 1 270 0 input-1.sym
  259. {
  260. T 51000 56500 5 10 0 0 270 0 1
  261. device=INPUT
  262. }
  263. C 50200 56500 1 270 0 input-1.sym
  264. {
  265. T 50500 56500 5 10 0 0 270 0 1
  266. device=INPUT
  267. }
  268. C 49700 56500 1 270 0 input-1.sym
  269. {
  270. T 50000 56500 5 10 0 0 270 0 1
  271. device=INPUT
  272. }
  273. C 49200 56500 1 270 0 input-1.sym
  274. {
  275. T 49500 56500 5 10 0 0 270 0 1
  276. device=INPUT
  277. }
  278. C 48700 56500 1 270 0 input-1.sym
  279. {
  280. T 49000 56500 5 10 0 0 270 0 1
  281. device=INPUT
  282. }
  283. C 48200 56500 1 270 0 input-1.sym
  284. {
  285. T 48500 56500 5 10 0 0 270 0 1
  286. device=INPUT
  287. }
  288. T 48300 56800 9 10 1 0 180 0 1
  289. 1
  290. N 56000 48400 56000 57000 4
  291. N 57600 43700 57600 56500 4
  292. C 47500 42500 1 90 0 input-1.sym
  293. {
  294. T 47200 42500 5 10 0 0 90 0 1
  295. device=INPUT
  296. }
  297. T 47500 42600 9 10 1 0 90 0 1
  298. 220V
  299. C 48500 42500 1 90 0 input-1.sym
  300. {
  301. T 48200 42500 5 10 0 0 90 0 1
  302. device=INPUT
  303. }
  304. T 48500 42600 9 10 1 0 90 0 1
  305. 220V
  306. C 49500 42500 1 90 0 input-1.sym
  307. {
  308. T 49200 42500 5 10 0 0 90 0 1
  309. device=INPUT
  310. }
  311. T 49500 42600 9 10 1 0 90 0 1
  312. 220V
  313. N 44300 43300 44300 46400 4
  314. N 45100 45700 45100 43300 4
  315. N 45900 45400 45900 43300 4
  316. N 57000 51500 57000 45000 4
  317. N 47400 45000 57000 45000 4
  318. N 47400 45000 47400 43300 4
  319. N 57200 44500 57200 54500 4
  320. N 48400 44500 57200 44500 4
  321. N 48400 44500 48400 43300 4
  322. N 57400 44100 57400 57500 4
  323. N 49400 44100 57400 44100 4
  324. N 49400 44100 49400 43300 4
  325. T 44100 42200 9 10 1 0 0 0 1
  326. L1S
  327. T 44900 42200 9 10 1 0 0 0 1
  328. L2S
  329. T 45700 42200 9 10 1 0 0 0 1
  330. L3S
  331. T 49200 42200 9 10 1 0 0 0 1
  332. L3A
  333. T 48200 42200 9 10 1 0 0 0 1
  334. L2A
  335. T 47200 42200 9 10 1 0 0 0 1
  336. L1A
  337. N 57600 43700 52800 43700 4
  338. N 45500 50900 45500 52500 4
  339. N 46000 50400 46000 52500 4
  340. N 46500 50600 46500 52500 4
  341. N 53500 51000 47000 51000 4
  342. N 47000 51000 47000 52500 4
  343. N 53500 52500 53500 51500 4
  344. N 53500 51500 47500 51500 4
  345. N 47500 51500 47500 52500 4
  346. N 53000 55500 53000 52000 4
  347. N 53000 52000 48000 52000 4
  348. N 48000 52000 48000 52500 4
  349. C 54100 55000 1 90 0 resistor-variable-2.sym
  350. {
  351. T 53700 55550 5 10 1 1 90 0 1
  352. refdes=10k
  353. T 53200 55800 5 10 0 1 90 0 1
  354. device=VARIABLE_RESISTOR
  355. }
  356. N 53000 55500 53500 55500 4
  357. N 54000 57000 54000 55900 4
  358. N 54000 55000 54500 55000 4
  359. N 54500 55000 54500 55500 4
  360. N 54500 55500 56000 55500 4
  361. C 54100 52000 1 90 0 resistor-variable-2.sym
  362. {
  363. T 53700 52550 5 10 1 1 90 0 1
  364. refdes=10k
  365. T 53200 52800 5 10 0 1 90 0 1
  366. device=VARIABLE_RESISTOR
  367. }
  368. N 54000 54000 54000 52900 4
  369. N 54000 52000 54500 52000 4
  370. N 54500 52000 54500 52500 4
  371. N 54500 52500 56000 52500 4
  372. C 54100 49600 1 90 0 resistor-variable-2.sym
  373. {
  374. T 53700 50150 5 10 1 1 90 0 1
  375. refdes=10k
  376. T 53200 50400 5 10 0 1 90 0 1
  377. device=VARIABLE_RESISTOR
  378. }
  379. N 53500 50100 53500 51000 4
  380. N 54000 51000 54000 50500 4
  381. N 54000 49600 54000 49500 4
  382. N 54000 49500 56000 49500 4
  383. V 45500 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  384. V 46000 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  385. V 46500 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  386. V 47000 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  387. V 47500 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  388. V 48000 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  389. B 45300 52300 1400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  390. B 46800 52300 1400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  391. B 47700 55500 4300 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  392. C 44000 54100 1 0 0 MC33269DT-3.3G.sym
  393. {
  394. T 44400 54800 5 10 0 0 0 0 1
  395. device=STABILIZER
  396. T 45505 55400 5 10 1 1 180 0 1
  397. model=MC33269DT-3.3G
  398. T 43986 54995 5 10 0 1 0 0 1
  399. device=STABILIZER
  400. T 44486 55495 5 10 1 1 0 0 1
  401. refdes=?
  402. }
  403. N 44200 54100 44200 53500 4
  404. N 42800 53500 46500 53500 4
  405. N 44800 54100 44800 53000 4
  406. N 44800 53000 43300 53000 4
  407. N 44500 54100 44600 54100 4
  408. N 44600 54100 44600 54900 4
  409. N 44600 54900 47000 54900 4
  410. C 46200 54000 1 90 0 capacitor-1.sym
  411. {
  412. T 45500 54200 5 10 0 0 90 0 1
  413. device=CAPACITOR
  414. T 45700 54200 5 10 1 1 90 0 1
  415. refdes=C?
  416. T 45300 54200 5 10 0 0 90 0 1
  417. symversion=0.1
  418. }
  419. N 46000 53500 46000 54000 4
  420. N 46500 53500 46500 53000 4
  421. N 46500 53000 48500 53000 4
  422. N 48500 52500 48500 53500 4
  423. N 47000 53200 47000 55200 4
  424. N 47000 53200 49000 53200 4
  425. N 49000 53200 49000 52500 4
  426. V 48500 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  427. B 48300 52300 900 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  428. N 48500 53500 49300 53500 4
  429. N 49300 53500 49300 55700 4
  430. N 49300 55000 50800 55000 4
  431. N 50800 55000 50800 55700 4
  432. N 49800 55700 49800 55200 4
  433. N 47000 55200 49800 55200 4
  434. N 48300 55700 48300 54500 4
  435. N 48300 54500 49500 54500 4
  436. N 49500 54500 49500 52500 4
  437. N 48800 55700 48800 54600 4
  438. N 48800 54600 50000 54600 4
  439. N 50000 54600 50000 52500 4
  440. N 50300 55700 50300 54600 4
  441. N 50300 54600 50500 54600 4
  442. N 50500 54600 50500 52500 4
  443. N 51300 55700 51300 54500 4
  444. N 51300 54500 51000 54500 4
  445. N 51000 54500 51000 52500 4
  446. C 47800 56200 1 270 0 input-1.sym
  447. {
  448. T 48100 56200 5 10 0 0 270 0 1
  449. device=INPUT
  450. }
  451. V 49500 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  452. V 50000 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  453. V 50500 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  454. V 51000 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  455. B 49300 52300 1900 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
  456. T 48400 56100 9 10 1 0 90 0 1
  457. CS
  458. T 48900 56200 9 10 1 0 90 0 1
  459. DI
  460. T 49900 56100 9 10 1 0 90 0 1
  461. Vdd
  462. T 49400 56100 9 10 1 0 90 0 1
  463. Vss
  464. T 51400 56100 9 10 1 0 90 0 1
  465. DO
  466. T 50400 56100 9 10 1 0 90 0 1
  467. CLK
  468. T 50900 56100 9 10 1 0 90 0 1
  469. Vss
  470. T 43400 55400 9 10 1 0 90 0 1
  471. 0
  472. V 49000 52500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1