12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182 |
- <HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
- <BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
- <TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
- <TR ALIGN=CENTER BGCOLOR='#99CCFF'>
- <TD ALIGN=CENTER COLSPAN='4'><B>count_test Project Status (07/19/2018 - 19:41:16)</B></TD></TR>
- <TR ALIGN=LEFT>
- <TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
- <TD>step_driver_control.xise</TD>
- <TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
- <TD> No Errors </TD>
- </TR>
- <TR ALIGN=LEFT>
- <TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
- <TD>count_test</TD>
- <TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
- <TD>Placed and Routed</TD>
- </TR>
- <TR ALIGN=LEFT>
- <TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
- <TD>xc6slx9-3tqg144</TD>
- <TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
- <TD> </TD>
- </TR>
- <TR ALIGN=LEFT>
- <TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
- <TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
- <TD> </TD>
- </TR>
- <TR ALIGN=LEFT>
- <TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
- <TD>Balanced</TD>
- <TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
- <TD>
- </TD>
- </TR>
- <TR ALIGN=LEFT>
- <TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
- <TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
- <TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
- <TD> </TD>
- </TR>
- <TR ALIGN=LEFT>
- <TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
- <TD> </TD>
- <TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
- <TD> </TD>
- </TR>
- </TABLE>
- <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
- <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
- <TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
- <TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
- <TR ALIGN=LEFT><TD>Synthesis Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
- <TR ALIGN=LEFT><TD>Translation Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
- <TR ALIGN=LEFT><TD>Map Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
- <TR ALIGN=LEFT><TD>Place and Route Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
- <TR ALIGN=LEFT><TD>CPLD Fitter Report (Text)</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
- <TR ALIGN=LEFT><TD>Power Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
- <TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
- <TR ALIGN=LEFT><TD>Bitgen Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
- </TABLE>
- <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
- <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
- <TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
- <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/isim.log'>ISIM Simulator Log</A></TD><TD>Current</TD><TD COLSPAN='2'>Чт июля 19 19:45:08 2018</TD></TR>
- <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Чт июля 19 17:26:12 2018</TD></TR>
- <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/webtalk.log'>WebTalk Log File</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Чт июля 19 17:26:13 2018</TD></TR>
- </TABLE>
- <br><center><b>Date Generated:</b> 07/19/2018 - 19:46:08</cent
|